JETIR.ORG ISSN: 2349-5162 | ESTD Year : 2014 | Monthly Issue
JOURNAL OF EMERGING TECHNOLOGIES AND INNOVATIVE RESEARCH (JETIR)
An International Scholarly Open Access, Peer-reviewed, Refereed Journal

PERFORMANCE ANALYSIS OF LOW POWER, HIGH SPEED FULL ADDER BY USING MODIFIED XOR AND XNOR GATES.

1A Sreelekha , 2Dr.K.Pavan Kumar,3 Dr. Syed Zahiruddin
[1]P.G student, Dept. of ECE, K.S.R.M College of Engineering, Kadapa, Andhra Pradesh, 516001, India
[2]Associate Professor, Dept. of ECE, K.S.R.M Collège of Engineering, Kadapa, Andhra Pradesh, 516001India
[3]Professor, Dept. of ECE, S.V. College of Engineering, Kadapa, Andhra Pradesh, 516001India

[*1] sreelekha.anakala2000@gmail.com, [2] pavan@ksrmce.ac.in, [3]zaheer.usk@gmail.com

ABSTRACT - A novel family of circuits capable of synchronous XOR/XNOR operations is presented in this paper. In terms of power consumption and deferral, the proposed circuits are light years ahead of the competition because to their small yield capacitance and almost non-existent short cut power distribution. We also provide six novel half-and-half 1-bit full-adder (FA) circuitry that make use of the novel full-swing XOR-XNOR or XOR/XNOR entries. All of the proposed circuits are completely independent from one another in respect to driving capacity, control defer item (PDP), speed, control use, etc. The proposed designs outperform competing FA architectures in terms of speed and power, according to the simulation results derived from the CMOS process development model. We provide an alternative method of measuring transistors in order to enhance the circuits' PDP. Using the numerical computation of molecular swarm improvement, the proposed technique achieves the optimum inducement for optimal PDP with little effort.

Keywords: Synthesize, Implementation, Simulation.

1. INTRODUCTION

Every method of arithmetic relies on full adders. Any kind of calculation involving expansion, subtraction, addition, or decrement may be carried out using this combinational logic unit. Little sophisticated IC chip advancements may be slowed down by certain things. Cost of configuration, profitability of plans, and innovation in IC fabrication are these factors. There is a growing need for configuration layers such as engineering, circuit, and format for rapid large-scale coordination. At this stage, the circuit design should have settled on a valid reasoning configuration style for fast combinational rationale circuits.

Reason being, the chosen reasoning style actually affects all the major characteristics affecting velocity, including exchange capacitance, change action, and short out flows. Established researchers associated with VLSI architectures now also place a premium on speed considerations, in addition to older, more weighted criteria like power dispersal, small area, and cost factor.

The practicality of circuit is constrained by the rising size of reconciling measurements of strength and region utilisation. Therefore, as battery-operated portable devices like phones, tablets, and computers continue to gain popularity, designers are looking for ways to reduce the power consumption and space requirements of these systems without sacrificing speed. Improving the W/L ratio of transistor is one approach of reducing the circuit's power-defer product (PDP) and avoiding problems caused by a lower supply voltage. The demonstration of number juggling circuits, such as adders, multipliers, and divisions, is indicative of the efficacy of many sophisticated applications. A lot of work has gone into researching effective snake structures like convey choose, convey skip, dependent total, & convey look-ahead adders as expansion is a crucial part of many maths activity. Since it is the fundamental square of these designs, the full snake (FA) naturally takes centre stage. You may classify FA circuits as either full-swing or non-full-swing depending on the magnitude of the yield voltage. Whether we design a fast full viper or not, control distribution is also handled in CMOS technology. A fundamental component that may be categorised into two types, dynamic power & static power, is power scattering whereas static power dispersion occurs when the circuit is not in use, dynamic power dissemination occurs when the circuit is in operation.

2. LITERATURE REVIEW

We provide two low-control, fast full-viper cells that feature a reduced power-delay product (PDP) thanks to their pass-transistor rationale styles and option inward reasoning structures. We compared ourselves to comparable full-adders with a low PDP in terms of speed, control use, and territory. All of the full-adders were built using a 0.18-m CMOS technology and tested using a comprehensive test bench that could measure the output of the full-snake inputs in addition to the power supply's motion. The suggested full-adders outperform their companions in post-format recreations, revealing a typical PDP advantage with relative zone.

Due to the tremendous demand for small consumer hardware goods, low-control architecture of VLSI circuits has recently been acknowledged as a fundamental mechanical need. This is how a plethora of novel designs for core reasoning capabilities based on pass transistors and gearbox doors have recently surfaced in the literature. Without using formal structural approaches, these plans relied on the planners' instincts and wits. To compensate for the edge voltage loss in MOS transistors, a formal plan approach is presented for comprehending a small transistor CMOS pass organise XOR-XNOR cell. If the MOS transistor estimates are carefully considered in the initial design phase, this novel cell can reliably operate within specified limits even when the power supply voltage is reduced. The novel XOR-XNOR cell is also used to verify entire viper cells with low transistor counts.

Our next proposal is a 1-b complete viper with a half-breed CMOS architecture. The goal of the crossover CMOS configuration style is to build new complete adders with the desired execution by using various CMOS logic style circuits. This allows the designer more structural leeway to concentrate on a variety of applications, which in turn reduces the breadth of their planning efforts. All the while, the new complete viper generates XOR and XNOR full-swing yields thanks to a unique XOR-XNOR circuit. The fact that this circuit outperforms its counterparts suggests that the power-postpone item (PDP) is becoming better. Also suggested is a half-CMOS yield arrangement that tries the concurrent XOR-XNOR sign. This yield stage enables adders to fall without cradle addition between fell stages by providing significant driving capability.

Here we see a low-power, low-complexity complete viper setup that uses the savage pass transistor logic (PTL). The building block is an XOR-XNOR module with five continuously degenerate transistors provide evidence for integral yields. This module functions properly in relation to complete viper applications, despite the absence of reasoning. The availability of correlative control signals may alleviate the limit hardship problem that is fundamental to the majority of PTL architectures. A new complete viper configuration with as low as 10 transistors may be deduced by connecting this module with multiplexing modules. When compared to alternative 10-T partner layouts, the suggested whole snake configuration has the fewest Vdd duties and the fewest yield signal debasement. Post format recreations also show the exhibition edges in power, speed, and power-postpone item. A one-bit full-viper cell is shown in an investigation. Smaller modules are removed from the viper cell. There is extensive evaluation and consideration of the modules. Some of their constructions are built, prototyped, imitated, and dismantled. By combining different layouts of these modules, twenty unique 1-bit full-snake cells are constructed, most of which are new circuits. Different cells show different numbers for power consumption, speed, area covered, and driving capabilities. There are two functional circuit architectures used for reproduction that make use of viper cells. Circuit designers have access to a library of full-snake cells from which they may choose the full-viper cell that best suits their needs.

3. EXISTING SYSTEM

This research reviews previous work on XOR/XNOR and XOR-XNOR gates and offers new circuits for both kinds of admissions. The 2-to-1 multiplexer (2-1-MUX) and the 2-opinions XOR/XNOR gate are the two primary parts of a hybrid FA. In an FA cell, the XOR/XNOR door is the one who really

purchases electricity. Our objective is to eradicate the issues present in the circuits that have been examined. This might be one approach to reducing FA cell power use by maximising the layout of the XOR/XNOR gate. There is heavy reliance on the XOR/XNOR door in computer circuit design as well. There have been several suggestions for XOR/XNOR entry circuits.

4. PROPOSED SYSTEM:

In this case, the power and delay are improved, and the data capacitances are about equal. This structure has a low yield capacitance and no NOT entries on the basic path. It is fast and uses very little power because of this. This circuit's XOR and XNOR postponement yields are almost identical, reducing the issue in the subsequent step. In addition to its power against transistor estimation and supply voltage scaling, this circuit's excellent driving capacity and full-swing yield are other notable features. Subsequently, we suggest six novel FA structures for various uses, using these updated XOR/XNOR and XOR-XNOR circuits. Furthermore, after duplicating it in several settings, the results demonstrate that it consistently exhibits an outstanding presentation in each of the reproduced scenarios.

MODULE EXPLANATION

4.1. XOR–XNOR Circuits:

Modern half-FA architectures often use the concurrent XOR-XNOR circuit. Commonly, 2-1-MUX contributions are linked to the circuits sign in half FAs and half FAs as select lines. To avoid FA yield hub issues, it is crucial to have two indicators that are identical in postponement and run at the same time.



Fig. 4.1: Proposed XOR–XNOR Circuit

A ten-transistor structure based on the CPL logic style forms the basis of this circuit. In this setup, a single nMOS transistor is responsible for driving the yields; to restore the yield levels, two pMOS transistors were cross-coupled with the yields (XOR and XNOR). The critique (cross-coupled structure) on yields increases the deferral and decreases the out intensity, which is one problem with this XOR-XNOR circuit. So, increasing the size the transistors may help with the imposed delay. Because there are two NOT hallways in the fundamental approach, this structure also has another vulnerability.

The twelve-transistor synchronous XOR-XNOR entrance architecture that has been suggested. There is no correlation between the data sources and the capacitances A and B. A and B are linked to a comparable transistor inspection). Capacitors are therefore connected to the circuit in order to generate their contribution, as shown in Figure.



Fig .4.2 full adder

In this case, the power and deferral are improved, and the data capacitances are about equal. Due to its low yield capacitance and lack of NOT doors on the fundamental route, this construction is not recommended. As a result, it is quick and uses rather little power. This circuit's XOR and XNOR postponement yields are almost identical, which reduces the problem in the next step. Not only does this circuit have excellent driving ability and full-swing yield, but it also has power against transistor estimation and scaling of the supply voltage.

Proposed FULL ADDERS:

Innovative FA circuits were proposed for a range of applications. All of these new FAs have used the proposed XOR/XNOR circuits in their planning, and they have all done so using a mixed reasoning approach. The well-known 4-transistor 2-1-MUX architecture is used to execute the half- and-half FA cells. A 2-1-MUX with no static and built according to the TG logic style, it regulates the propagation of short circuits.

The HFA-20T circuit consists of twenty transistors and does not include any power-hungry entryways. Benefits of this layout include speed, low power dispersion, full-swing yield, resistance to supply voltage scaling, and transistor estimation. If A _ B = 1, then the surrender Cout signal is identical to the data signal An | B. But information flags An or B, which are connected to transistors N9 and P10, respectively, help to equalise the electrical capacitance of the data sources. Reducing yield pushing capability in chain architecture applications, such swell, is a big negative of HFA-20T.

This issue becomes apparent in networks that use the principle of transmission work without buffering yield. One approach is to use NOT gates and XOR/XNOR gates together to create a single XOR/XNOR signal decrease the power consumption of FA structures

By using a NOT entrance to generate an additional XOR or XNOR output and an XOR/XNOR door to generate the first signal, FA architectures may reduce their power consumption.



Fig: PROPOSED FULL ADDER



5. RESULTS AND DISCUSSION



Fig: Proposed Full Adder Simulation Results

6. CONCLUSION

This study began by analysing the XOR/XNOR & XOR-XNOR circuits. While doing the test, it was observed that there is a downside to employing the NOT gates in the basic circuit way. Another disadvantage of a circuit is having a positive review of the XOR-XNOR door's efficiency in resolving the dividend voltage level. The circuit's energy consumption, yield capacitance, and latency are all increased by this input. We subsequently proposed XOR-XNOR and XOR/XNOR gates that do not have such limitations. Lastly, six new FA cells were provided for different uses by using the XOR and XOR-XNOR entrances that were recommended. After running simulations of the FA cells in various conditions, the findings shown that the proposed circuits typically exhibit remarkable performance in all reproduced scenarios.

7. REFERENCES

[1] N. S. Kim *et al.*, “Leakage current: Moore’s law meets static power,” *Computer*, vol. 36, no. 12, pp. 68–75, Dec. 2003.

[2] N. H. E. Weste and D. M. Harris, *CMOS VLSI Design: A Circuits and Systems Perspective*, 4th ed. Boston, MA, USA: Addison-Wesley, 2010.

[3] S. Goel, A. Kumar, and M. Bayoumi, “Design of robust, energy-efficient full adders for deep- sub- micrometer design using hybrid-CMOS logic style,” *IEEE Trans. Very Large Scale Integration. (VLSI) Syst.*, vol. 14, no. 12, pp. 1309–1321, Dec. 2006.

[4] H. T. Bui, Y. Wang, and Y. Jiang, “Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates,” *IEEE Trans. Circuits Syst.II, Analog Digit. Signal Process.*, vol. 49, no. 1, pp. 25–30, Jan. 2002.

[5] S. Timarchi and K. Navi, “Arithmetic circuits of redundant SUT-RNS,” *IEEE Trans. Instrum. Meas.*, vol. 58, no. 9, pp. 2959–2968, Sep. 2009.

[6] J. M. Rabaey, A. P. Chandrakasan, and B. Nikolic, *Digital Integrated Circuits*, vol. 2. Englewood Cliffs, NJ, USA: Prentice-Hall, 2002.

[7] D. Radhakrishnan, “Low-voltage low-power CMOS full adder,” *IEE Proc.-Circuits, Devices Syst.*, vol. 148, no. 1, pp. 19–24, Feb. 2001.

[8] K. Yano, A. Shimizu, T. Nishida, M. Saito, and K. Shimohigashi, “A 3.8-ns CMOS 16×16-b multiplier using complementary pass-transistor logic,” *IEEE J. Solid-State Circuits*, vol. 25, no. 2, pp. 388–395, Apr. 1990.

[9] A. M. Shams, T. K. Darwish, and M. A. Bayoumi, “Performance analysis of low-power 1-bit CMOS full adder cells,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 10, no. 1, pp. 20–29, Feb. 2002.

[10] N. Zhuang and H. Wu, “A new design of the CMOS full adder,” *IEEE J. Solid-State Circuits,* vol. 27, no. 5, pp. 840–844, May 1992.

[11] N. Weste and K. Eshraghian, *Principles of CMOSVLSI Design*. New York, NY, USA: Addison- Wesley,1985.

[12] P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, and A. Dandapat, “Performance analysis of a low- power high-speed hybrid 1-bit full adder circuit,” *IEEETrans. Very Large Scale Integr. (VLSI) Syst.*, vol. 23, no. 10, pp. 2001–2008, Oct. 2015.