UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 4 | April 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 5 Issue 3
March-2018
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR1803067


Registration ID:
180628

Page Number

331-334

Share This Article


Jetir RMS

Title

A VHDL based Analog Capture Circuit and DAC for Spartan-3E FPGA

Abstract

In this paper a VHDL based design of Analog Capture Circuit and DAC, present on a Spartan-3E FPGA board. It has been carried out and tested using oscilloscope and function generator. A VHDL (VHSIC Hardware Description Language) code has been designed based on finite state machine for amplifier, ADC and DAC, implemented on Spatan-3E FPGA Starter Kit board and tested.

Key Words

Sparta-3E FPGA; Analog Capture Circuit; ADC; DAC; VHDL; Lock-In amplifier

Cite This Article

"A VHDL based Analog Capture Circuit and DAC for Spartan-3E FPGA", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.5, Issue 3, page no.331-334, March-2018, Available :http://www.jetir.org/papers/JETIR1803067.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"A VHDL based Analog Capture Circuit and DAC for Spartan-3E FPGA", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.5, Issue 3, page no. pp331-334, March-2018, Available at : http://www.jetir.org/papers/JETIR1803067.pdf

Publication Details

Published Paper ID: JETIR1803067
Registration ID: 180628
Published In: Volume 5 | Issue 3 | Year March-2018
DOI (Digital Object Identifier): http://doi.one/10.1717/JETIR.17343
Page No: 331-334
Country: Vadodara, gujarat, India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0003307

Print This Page

Current Call For Paper

Jetir RMS