• Nyamatulla M Patel
• Pramod V Patil
• Gazalatabassum M Alan
• Priyanka B Done

Abstract- The main aim of this project is to design and implement RISC MIPS processor using VLSI technology. The project involves simulation and synthesis. The processor is designed with Verilog HDL, synthesized using XILINX-13.1. A Reduced Instruction Set compiler (RISC) is a microprocessor that had been designed to perform a small set of instructions, with the aim of increasing the overall speed of the processor. The idea of this project was to create a RISC MIPS processor as a building block in Verilog HDL. Each block is separated by pipeline to speed up the processor. High level of complexity is easier to implement the function in software. The objective of project is to increase the speed and reduce the power consumption. Single cycle execution method applied to complete one instruction through all stages.

RISC, MIPS, Pipelined , Verilog HDL

"Design of Pipelined RISC MIPS Processor Using VLSI Technology", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.5, Issue 9, page no.143-152, September-2018, Available :http://www.jetir.org/papers/JETIR1809170.pdf

"Design of Pipelined RISC MIPS Processor Using VLSI Technology", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.5, Issue 9, page no. pp143-152, September-2018, Available at : http://www.jetir.org/papers/JETIR1809170.pdf