UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 3 | March 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 7 Issue 4
April-2020
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR2004149


Registration ID:
230658

Page Number

1085-1089

Share This Article


Jetir RMS

Title

16 BIT ARITHMETIC AND LOGIC UNIT USING REVERSIBLE LOGIC GATES

Abstract

Reversible or data lossless circuits have applications in advanced computing, correspondence, PC illustrations and cryptography. Reversibility assumes a big job when vitality proficient calculations are thought of. Reversible rationale is employed to reduce the force scattering that happens in traditional circuits by forestalling the loss of knowledge. This paper proposes a reversible structure of a 16 bit ALU. This ALU comprises of eight activities, three arithmetic and five logical tasks. The number-crunching tasks incorporate addition, subtraction and multiplication and therefore the legitimate activities incorporate NAND, AND, OR, NOT and XOR. All the modules are being structured utilizing the essential reversible gates. The force and defer examination of the various sub modules is performed and a correlation with the traditional circuits is likewise done.

Key Words

Cite This Article

"16 BIT ARITHMETIC AND LOGIC UNIT USING REVERSIBLE LOGIC GATES", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.7, Issue 4, page no.1085-1089, April-2020, Available :http://www.jetir.org/papers/JETIR2004149.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"16 BIT ARITHMETIC AND LOGIC UNIT USING REVERSIBLE LOGIC GATES", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.7, Issue 4, page no. pp1085-1089, April-2020, Available at : http://www.jetir.org/papers/JETIR2004149.pdf

Publication Details

Published Paper ID: JETIR2004149
Registration ID: 230658
Published In: Volume 7 | Issue 4 | Year April-2020
DOI (Digital Object Identifier):
Page No: 1085-1089
Country: Hyderabad, Telangana, India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0002992

Print This Page

Current Call For Paper

Jetir RMS