• NAGOTU LALTHA
• Dr. M. ASHOK KUMAR

In this paper, presents the application of minimize the Power, Area in CMOS VLSI circuits. The proposed FIR Filter is designed by using full adder and multiplier. The design of full adders for low power is obtained and low power units are implemented on the proposed multiplier and the results are analyzed for better performance. The FIR filters are designed in both direct form method and Transposed form method. The low power filters are simulated for linear phase. A new technique called folded filters is also designed in linear phase. The designs are done by using TANNER S-EDIT tool and simulated using T-SPICE.

Adder, Multiplier, FIR filter, Direct form-1, Direct form-2, D-flip flop

"Implementation of FIR Filters Using Low Power Multiplier and D-FlipFlop", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.7, Issue 7, page no.1108-1114, July 2020, Available :http://www.jetir.org/papers/JETIR2007443.pdf

"Implementation of FIR Filters Using Low Power Multiplier and D-FlipFlop", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.7, Issue 7, page no. pp1108-1114, July 2020, Available at : http://www.jetir.org/papers/JETIR2007443.pdf