UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 4 | April 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 7 Issue 8
August-2020
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR2008057


Registration ID:
235955

Page Number

439-444

Share This Article


Jetir RMS

Title

A 64-Bit Rounding Based Approximate Multiplier for High Speed Digital Signal Processing

Abstract

A multiplier is an electronic circuit used in digital electronics, such as a computer, to multiply two binary numbers. It is built using binary adders. A variety of computer arithmetic techniques can be used to implement a digital multiplier. Multipliers play a key role in the present digital signal handling and different applications. A multiplier is a combinational logic circuit that we use to multiply binary digits with advances in innovation, numerous scientists have attempted and are endeavoring to structure multipliers which offer both of the following plan targets – high speed, low power utilization, consistency of design and henceforth less zone or even mix of them in one multiplier in this way making them appropriate for different high speed, low power and minimal VLSI usage

Key Words

ROBA, VLSI, Multiplier, Speed, power, Area, Rounding

Cite This Article

"A 64-Bit Rounding Based Approximate Multiplier for High Speed Digital Signal Processing", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.7, Issue 8, page no.439-444, August-2020, Available :http://www.jetir.org/papers/JETIR2008057.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"A 64-Bit Rounding Based Approximate Multiplier for High Speed Digital Signal Processing", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.7, Issue 8, page no. pp439-444, August-2020, Available at : http://www.jetir.org/papers/JETIR2008057.pdf

Publication Details

Published Paper ID: JETIR2008057
Registration ID: 235955
Published In: Volume 7 | Issue 8 | Year August-2020
DOI (Digital Object Identifier):
Page No: 439-444
Country: bhopal, MP, India .
Area: Science & Technology
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0002931

Print This Page

Current Call For Paper

Jetir RMS