• Sakshi Jain
• Dr. M Zahid Alam

Reversible rationale is all that much sought after for the future figuring advancements as they are known not low power dissemination having its applications in Low Power CMOS, Quantum Computing, Nanotechnology, and picture preparing. Adders and multipliers are fundamental building blocks in many computational units. In this paper we have presented and implemented irreversible and reversible Baugh Wooley approach using standard irreversible and reversible logic gates/cells. The problem of minimizing the number of garbage outputs is an important issue in reversible logic design. It is proved that the proposed multiplier is better and optimized, compared to its existing counterparts with respect to the number of gates, constant inputs, garbage outputs and number of transistors required.

Irreversible Multiplier, Baugh Wooley Approach, Reversible Multiplier, Garbage Output, Quantum Cost

"VLSI Design of Sign and Unsigned Irreversible and Reversible Baugh Wooley Multiplier ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.7, Issue 10, page no.567-570, October-2020, Available :http://www.jetir.org/papers/JETIR2010067.pdf

"VLSI Design of Sign and Unsigned Irreversible and Reversible Baugh Wooley Multiplier ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.7, Issue 10, page no. pp567-570, October-2020, Available at : http://www.jetir.org/papers/JETIR2010067.pdf