UGC Approved Journal no 63975

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 9 | Issue 1 | January 2022

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 8 Issue 7
July-2021
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR2107351


Registration ID:
312450

Page Number

c624-c631

Share This Article


Jetir RMS

Title

FLIP-FLOPS WITH LOW POWER AND LOW GLITCH DESIGN AND IMPLEMENTATION

Abstract

The usage of C-elements in this paper results in new designs of static dual-edge triggered (DET) flip-flops with distinctive circuit behavior. Two high-performance designs and designs that improve on conventional Latch-MUX DET flip-flops such that none of their internal circuit nodes follow changes in the input signal are shown. Low energy dissipation owing to glitches at the input is a typical feature of the given flip-flops. Novel DET flip-flops are compared to current DET flip-flops utilizing simulation in a high-performance 180 nm CMOS technology using Microwind and digital schematic Soft Ware simulation results. Finally, in terms of delay and power consumption, compare the current and suggested findings for the master slave dual edge triggered flip-flop design.

Key Words

DET, Microwind, Digital schematic.

Cite This Article

"FLIP-FLOPS WITH LOW POWER AND LOW GLITCH DESIGN AND IMPLEMENTATION", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.8, Issue 7, page no.c624-c631, July-2021, Available :http://www.jetir.org/papers/JETIR2107351.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"FLIP-FLOPS WITH LOW POWER AND LOW GLITCH DESIGN AND IMPLEMENTATION", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.8, Issue 7, page no. ppc624-c631, July-2021, Available at : http://www.jetir.org/papers/JETIR2107351.pdf

Publication Details

Published Paper ID: JETIR2107351
Registration ID: 312450
Published In: Volume 8 | Issue 7 | Year July-2021
DOI (Digital Object Identifier):
Page No: c624-c631
Country: Rajahmundry, Andhra Pradesh, India .
Area: Engineering
ISSN Number: 2349-5162


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

000168

Print This Page

Current Call For Paper

Jetir RMS