UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 3 | March 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 9 Issue 8
August-2022
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIRFP06090


Registration ID:
500129

Page Number

507-512

Share This Article


Jetir RMS

Title

FUNCTIONALLY VERIFYING 16-BIT ALU USING SYSTEM VERILOG.

Abstract

Arithmetic and logical units are an integral part of any SOC (System on chip) that performs Arithmetic and logical operations. It performs operations like addition, subtraction, multiplication, division, AND operations, OR operations, etc. System Verilog is a hardware verification language (HVL) that is an advanced version of Verilog and System Verilog is based on previous Verilog standards and some additional functions which make the verification easy. The environment presented in this paper will provide a set of functional blocks through which the Design Under Test (DUT) will be passed and checked for various parameters. In this paper the verification of a sixteen-bit ALU in which the design under test will take an input of Sixteen bits and will be subjected to several operations is being discussed. The goal of the project is to cover the maximum number of test cases and attain the maximum coverage.

Key Words

System Verilog, DUT, ALU, SOC, Questasim.

Cite This Article

"FUNCTIONALLY VERIFYING 16-BIT ALU USING SYSTEM VERILOG.", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.9, Issue 8, page no.507-512, August-2022, Available :http://www.jetir.org/papers/JETIRFP06090.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"FUNCTIONALLY VERIFYING 16-BIT ALU USING SYSTEM VERILOG.", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.9, Issue 8, page no. pp507-512, August-2022, Available at : http://www.jetir.org/papers/JETIRFP06090.pdf

Publication Details

Published Paper ID: JETIRFP06090
Registration ID: 500129
Published In: Volume 9 | Issue 8 | Year August-2022
DOI (Digital Object Identifier):
Page No: 507-512
Country: -, -, India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

000167

Print This Page

Current Call For Paper

Jetir RMS