UGC Approved Journal no 63975

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 10 | Issue 2 | February 2023

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 1 Issue 7
December-2014
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR1407053


Registration ID:
140441

Page Number

867-870

Share This Article


Jetir RMS

Title

Scheduling of Core for Reduction of Test Time in SOC

Abstract

Test Time minimization is crucial problem for a System on Chip (SOC). Test Time Minimization could be obtained by arranging the cores in appropriate manner. The System-on-A-Chip (SOC) revolution challenges both design and test engineers in the area of power dissipation as well as in the area of test time. Test time could be minimized through the test scheduling technique. Test scheduling is crucially important for the optimal SOC. The minimization of test time of SOC is done through Test Scheduling. This work focuses the arrangement of the External cores as well as BIST cores of SOC such that the reduction in test time could be obtained. The arrangement of core takes care of the implicit dead time as well as explicit dead time. Efficient test schedules minimize the overall system test application time and limit power dissipation during test mode. Minimization of test time is becoming increasingly important in today’s systems design and is a major goal in the future development of new designs. This Paper shows how the core should be arranged to have reduction of test time in SOC.

Key Words

SOC, BIST, External Core, Test time.

Cite This Article

"Scheduling of Core for Reduction of Test Time in SOC", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.1, Issue 7, page no.867-870, December-2014, Available :http://www.jetir.org/papers/JETIR1407053.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"Scheduling of Core for Reduction of Test Time in SOC", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.1, Issue 7, page no. pp867-870, December-2014, Available at : http://www.jetir.org/papers/JETIR1407053.pdf

Publication Details

Published Paper ID: JETIR1407053
Registration ID: 140441
Published In: Volume 1 | Issue 7 | Year December-2014
DOI (Digital Object Identifier):
Page No: 867-870
Country: Vapi, Gujarat, India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0002996

Print This Page

Current Call For Paper

Jetir RMS