UGC Approved Journal no 63975

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 8 | Issue 5 | May 2021

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 4 Issue 8
August-2017
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR1708004


Registration ID:
170545

Page Number

12-19

Share This Article


Jetir RMS

Title

FPGA Implementation of Higher Order FIR filter: Speed vs Area

Abstract

In this paper a higher order FIR filter is designed with a digital filter design tool in Matlab/Simulink for given specifications. An equivalent model is developed with the help of Xilinx System Generator blocks in the Matlab/Simulink environment. For simulation appropriate parameters are set in the Simulink model. The simulation of the filter is completed with Digital Filter Design tool as well as with Xilinx FIR Compiler. The implementation results are obtained by setting Optimization Goal: first as Speed and then as Area in the Xilinx ISE Design Suite. A comparative evaluation of implementation with Optimization Goal: Speed vs Area is carried out based on Place and Route Report, Post-PAR Static Timing Report and Xilinx XPower Analyzer’s Power Report.

Key Words

FIR Filter, higher order FIR filter, FPGA.

Cite This Article

"FPGA Implementation of Higher Order FIR filter: Speed vs Area ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.4, Issue 8, page no.12-19, August-2017, Available :http://www.jetir.org/papers/JETIR1708004.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"FPGA Implementation of Higher Order FIR filter: Speed vs Area ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.4, Issue 8, page no. pp12-19, August-2017, Available at : http://www.jetir.org/papers/JETIR1708004.pdf

Publication Details

Published Paper ID: JETIR1708004
Registration ID: 170545
Published In: Volume 4 | Issue 8 | Year August-2017
DOI (Digital Object Identifier):
Page No: 12-19
Country: Gurdaspur, PUNJAB, India .
Area: Engineering
ISSN Number: 2349-5162


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0002457

Print This Page

Current Call For Paper

Jetir RMS