UGC Approved Journal no 63975

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 8 | Issue 5 | May 2021

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 5 Issue 7
July-2018
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR1807868


Registration ID:
185948

Page Number

939-944

Share This Article


Jetir RMS

Title

Power, Area and Delay Efficient Approximate Multiplier Design

Abstract

Approximation can improve design complexity, power efficiency and performance metrics in any computation. But the computation system should be error tolerant. In this paper we designed an approximate multiplier with altered partial products based on probability. Accumulation circuits are also designed with approximation and applied based on probability. With modification of existing Carry select adder (CSA) with binary to excess 1 converter (BEC) this approach results into 45.3%, 44.75% and 30.21% power, speed and area savings respectively, compared to exact. Further multi Vt design approach results into 21.1% and 24.8% power and speed improvement. Proposed multiplier’s performance is assessed with image processing application with peak signal to noise ratio (PSNR) as performance deciding parameter.

Key Words

Approximation, Low power, Low error, Multiplier.

Cite This Article

"Power, Area and Delay Efficient Approximate Multiplier Design", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.5, Issue 7, page no.939-944, July-2018, Available :http://www.jetir.org/papers/JETIR1807868.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"Power, Area and Delay Efficient Approximate Multiplier Design", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.5, Issue 7, page no. pp939-944, July-2018, Available at : http://www.jetir.org/papers/JETIR1807868.pdf

Publication Details

Published Paper ID: JETIR1807868
Registration ID: 185948
Published In: Volume 5 | Issue 7 | Year July-2018
DOI (Digital Object Identifier):
Page No: 939-944
Country: -, -, -- .
Area: Engineering
ISSN Number: 2349-5162


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0002453

Print This Page

Current Call For Paper

Jetir RMS