• LATHA YALLANKI
• Dr. VIJAY PRAKASH SINGH,

The usage of digital devices is increasing rapidly and they became essential part of everyone’s life. Digital devices can be designed according to their application and most of them are realized using arithmetic processor which consists of several operations like addition, subtraction, multiplication, etc., all of them can be implemented using full adder as the basic building block. As full adder plays a major role in digital devices we need to design a low-power full adder such that the devices can operate at lower power consumption and has longer battery life. In this research work, a hybrid low-power 1-bit full adder was designed using CMOS logic, pass transistor, and transmission gate logic with 14 transistor. The design was simulated using HSPICE tools in 90 nm technology with supply voltage of 1.2 V. Performance parameters, such as power, delay, and power delay product were compared with the existing designs, such as C-CMOS Full Adder, Mirror adder, hybrid pass-logic with static CMOS output drive full adder and found that the proposed adder has the low-power consumption and power delay product than the aforementioned adders.

Adder ⋅ CMOS ⋅ Pass transistor ⋅ XNOR ⋅ Low power

"PERFORMANCE ANALYSIS OF LOW-POWER HIGHSPEED HYBRID MODIFIED CONVENTIONAL TOWARDS 1-BIT FULL ADDERS", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.6, Issue 5, page no.152-158, May 2019, Available :http://www.jetir.org/papers/JETIR1905X19.pdf

"PERFORMANCE ANALYSIS OF LOW-POWER HIGHSPEED HYBRID MODIFIED CONVENTIONAL TOWARDS 1-BIT FULL ADDERS", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.6, Issue 5, page no. pp152-158, May 2019, Available at : http://www.jetir.org/papers/JETIR1905X19.pdf