• R.MALLIKARJUNA REDDY

Arithmetic logic units and digital signal processors widely use adders. It is the most complicated arithmetic circuits in digital electronics. The existing adders suffer from critical path delay, area overhead and power consumption. Speculative adders are designed with variable latency that combines speculation technique along with correction methodology to attain high performance in terms of low area overhead over the existing adders. In speculative adders the sum and carry generation part is separated to reduce the area overhead. Carry Speculative Adder (CSPA) uses carry predictor circuit to reduce power consumption and to reduce the computational time and it uses error recognition and error correction circuit to find the fault occurred in the partial sum generator and to recover it to get accurate results.

Speculative Adder, Variable Latency, Error Detection, Error Correction

"Design of Booth Multiplier using Efficient Carry Speculative Adder", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.6, Issue 6, page no.935-940, June 2019, Available :http://www.jetir.org/papers/JETIR1906G42.pdf

"Design of Booth Multiplier using Efficient Carry Speculative Adder", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.6, Issue 6, page no. pp935-940, June 2019, Available at : http://www.jetir.org/papers/JETIR1906G42.pdf