UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 5 | May 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 6 Issue 6
June-2019
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR1907N22


Registration ID:
223628

Page Number

875-879

Share This Article


Jetir RMS

Title

A Verilog Implementation of 64 bit Rounding Based Approximate Multiplier Design

Abstract

A multiplier is an electronic circuit used in digital electronics, such as a computer, to multiply two binary or any numbers. It is built using binary adders, shifter etc. A variety of computer arithmetic techniques can be used to implement a digital multiplier. In this paper proposed 64 bit Rounding Based Approximate Multiplier design. Proposed design gives better performance in terms of area, delay, power than existing.

Key Words

ROBA, VLSI, Multiplier, delay, power, area

Cite This Article

"A Verilog Implementation of 64 bit Rounding Based Approximate Multiplier Design ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.6, Issue 6, page no.875-879, June 2019, Available :http://www.jetir.org/papers/JETIR1907N22.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"A Verilog Implementation of 64 bit Rounding Based Approximate Multiplier Design ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.6, Issue 6, page no. pp875-879, June 2019, Available at : http://www.jetir.org/papers/JETIR1907N22.pdf

Publication Details

Published Paper ID: JETIR1907N22
Registration ID: 223628
Published In: Volume 6 | Issue 6 | Year June-2019
DOI (Digital Object Identifier):
Page No: 875-879
Country: bhopal, MP, India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0002798

Print This Page

Current Call For Paper

Jetir RMS