UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 10 | October 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 7 Issue 6
June-2020
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR2006514


Registration ID:
234760

Page Number

1234-1244

Share This Article


Jetir RMS

Title

Design of 35-level Inverter with reduced switches count Η-bridge

Abstract

Multilevel Inverter comprises of various DC voltage levels added together to make a smoother output waveform, which provides a suitable solution for medium and high power systems to get an output voltage that permits a decrease of harmonic content in voltage and current waveforms. The harmonic content of the output voltage waveform decreases because the number of output voltage increases. Despite the fact that multilevel inverter has various benefits it has disadvantages in the vein of higher levels that causes increase in the number of semiconductor switches, which increases the size and cost of the inverter and furthermore leads to complex control. The new multilevel inverter with reduced number of switches helps to get rid of this issue and is appropriate for high power applications. This paper presents a 35-level multi-level inverter with H-bridge MLI topology with lesser number of switch requirements. This paper requires five dc voltage sources and eleven switches to synthesize 35 levels across the load in which two switches are complementary to operate for negative and positive input of DC source. The proposed idea increases the inverter efficiency by reducing THD, decreasing conduction and switching losses.

Key Words

Multilevel inverter, H-bridge, asymmetrical, reduced switch count, Total harmonic distortion(THD)

Cite This Article

"Design of 35-level Inverter with reduced switches count Η-bridge ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.7, Issue 6, page no.1234-1244, June 2020, Available :http://www.jetir.org/papers/JETIR2006514.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"Design of 35-level Inverter with reduced switches count Η-bridge ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.7, Issue 6, page no. pp1234-1244, June 2020, Available at : http://www.jetir.org/papers/JETIR2006514.pdf

Publication Details

Published Paper ID: JETIR2006514
Registration ID: 234760
Published In: Volume 7 | Issue 6 | Year June-2020
DOI (Digital Object Identifier): http://doi.one/10.1729/Journal.23959
Page No: 1234-1244
Country: Patna, Bihar, India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0003316

Print This Page

Current Call For Paper

Jetir RMS