UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 3 | March 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 7 Issue 7
July-2020
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR2007001


Registration ID:
234861

Page Number

1-8

Share This Article


Jetir RMS

Title

Low power Consumption Through Low-Power and Area-Efficient Shift Register Using Pulsed Latches

Abstract

This project proposes a low-force and zone proficient shift register utilizing pulsed latches. The region and force utilization are decreased by supplanting flip-flops with pulsed latches. This technique takes care of the planning issue between pulsed latches using various non-cover postponed pulsed clock flags rather than the regular single pulsed clock signal. The shift register utilizes few the pulsed clock signals by gathering the latches to a few sub shifter registers and utilizing extra transitory stockpiling latches.A 128-bit shift register utilizing pulsed latches was manufactured utilizing a 65nm CMOS process with VDD = 1.0V. The proposed shift register spares zone and force contrasted with the regular shift register comprising of a Flip-flop.

Key Words

Keywords: area-efficient, flip-flop, pulsed clock, pulsed-latch, shift register.

Cite This Article

"Low power Consumption Through Low-Power and Area-Efficient Shift Register Using Pulsed Latches ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.7, Issue 7, page no.1-8, July-2020, Available :http://www.jetir.org/papers/JETIR2007001.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"Low power Consumption Through Low-Power and Area-Efficient Shift Register Using Pulsed Latches ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.7, Issue 7, page no. pp1-8, July-2020, Available at : http://www.jetir.org/papers/JETIR2007001.pdf

Publication Details

Published Paper ID: JETIR2007001
Registration ID: 234861
Published In: Volume 7 | Issue 7 | Year July-2020
DOI (Digital Object Identifier):
Page No: 1-8
Country: HYDERABAD, Telangana, India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0002959

Print This Page

Current Call For Paper

Jetir RMS