UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 3 | March 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 7 Issue 9
September-2020
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR2009080


Registration ID:
300771

Page Number

598-605

Share This Article


Jetir RMS

Title

EFFICIENT ARCHITECTURE OF BCD SUBTRACTOR BY MAJORITY GATES IN VLSI

Abstract

The modern world is getting advanced and enhanced in implementing the complex and huge structures in a minute design area, as per the moore’s transistor integration law the integration of transistors are processed. As far the difficulty has been rised in identifying the individual transistor, power supply, power dissipation of each transistor ,for fixing this problems many studies and practices are performing . In such nano technologies evolved QCA is termed as the efficient technology. This technology is employed as the transistor less structures which is termed as the replacement of cmos circuits. The qca technology is evolving day by day and are employed in arithmetic circuits. This paper flaunts QCA-based BCD subtractor.In this project BCD subtractor is developed using majority gates.

Key Words

Majority gates,Quantunm dot cellular automata,carry look ahead.

Cite This Article

"EFFICIENT ARCHITECTURE OF BCD SUBTRACTOR BY MAJORITY GATES IN VLSI", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.7, Issue 9, page no.598-605, September-2020, Available :http://www.jetir.org/papers/JETIR2009080.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"EFFICIENT ARCHITECTURE OF BCD SUBTRACTOR BY MAJORITY GATES IN VLSI", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.7, Issue 9, page no. pp598-605, September-2020, Available at : http://www.jetir.org/papers/JETIR2009080.pdf

Publication Details

Published Paper ID: JETIR2009080
Registration ID: 300771
Published In: Volume 7 | Issue 9 | Year September-2020
DOI (Digital Object Identifier):
Page No: 598-605
Country: Okhla, Delhi, India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0003026

Print This Page

Current Call For Paper

Jetir RMS