• Shubham Kumar Saurabh
• Prof. Satyarth Tiwari
• Prof. Suresh. S. Gawande

Reversible computing spans computational models that are both forward and backward deterministic. These models have applications in program inversion and bidirectional computing, and are also interesting as a study of theoretical properties. A reversible computation does, thus, not have to use energy, though this is impossible to avoid in practice, due to the way computers are build. It is, however, not always obvious how to implement reversible computing systems. The restriction to avoid information loss imposes new design criteria that need to be incorporated into the design; criteria that do not follow directly from conventional models. In this paper, investigate garbage-free reversible central processing unit computing systems to physical gate-level implementation. Arithmetic operations are a basis for many computing systems, so a proposed the design of adder, sub tractor, multiplexer, encoder and work towards a reversible circuit for general circuit are important new circuits. In all design implemented Xilinx software and simulated VHDL text bench.

Reversible Gates, Arithmetic Logic Unit (ALU), Ancilla Input, Delay

"Low Power and High Speed Reversible Arithmetic Logic Unit based on Reversible Gate", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.9, Issue 2, page no.c148-c155, February-2022, Available :http://www.jetir.org/papers/JETIR2202238.pdf

"Low Power and High Speed Reversible Arithmetic Logic Unit based on Reversible Gate", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.9, Issue 2, page no. ppc148-c155, February-2022, Available at : http://www.jetir.org/papers/JETIR2202238.pdf