• C V P Supradeepthi
• B Veena

As technology advances, the demand for speedy and efficient real-time digital signal processing applications has grown. Every application requires multiplication as one of the main arithmetic operations. To boost their speed, a vast number of multiplier designs have been devised. A new technique for designing High-Speed multipliers is proposed in this work. With four 8X8 approximate multipliers, three parallel prefix adders [PPA], and one OR gate, this proposed 16X16 approximate multiplier construction is offered. The insertion delay of the parallel prefix adder is longer, resulting in a faster increase in the superior for the count. The 8X8 multiplier was built using the approximation tree compressor [ATC] and the carry maskable adder [CMA]. In comparison to the traditional Wallace Tree Multiplier, the proposed multiplier has a shorter delay. In the Xilinx ISE 14.7 design suite, all multiplier structures are created in Verilog. In terms of area (number of LUTs) and delay, the proposed designs are compared to typical multiplier designs (ns).

Approximate Multiplier, Parallel prefix adders, Brentkung adder, Han Carlson adder, Ladner Fishcer adder, Kogge Stone adder

"DESIGN OF DELAY EFFICIENT MULTIPLIER USING PARALLEL PREFIX ADDERS", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.9, Issue 6, page no.e183-e187, June-2022, Available :http://www.jetir.org/papers/JETIR2206420.pdf

"DESIGN OF DELAY EFFICIENT MULTIPLIER USING PARALLEL PREFIX ADDERS", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.9, Issue 6, page no. ppe183-e187, June-2022, Available at : http://www.jetir.org/papers/JETIR2206420.pdf