UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 4 | April 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 9 Issue 12
December-2022
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR2212316


Registration ID:
505830

Page Number

d92-d100

Share This Article


Jetir RMS

Title

Implementation of systolic array architecture using distributive arithmetic logic for convolution neural networks (CNN)

Abstract

Deep learning has proved to be a highly efficient technology because of its capability to process large amounts of data. Traditional methods are no longer as popular, especially when it comes to pattern recognition. Convolution Neural Networks are a type of deep neural network that are widely used. Designing a reconfigurable systolic array is used to modify the deep learning architecture's precision level (input-output bit width) and support for both signed and unsigned image convolution operations. Improved distributed arithmetic (DA) models are used to CNN that can speed up computation and configuration levels. Employing DA logic to replace all multiplier units with shifters and adders which reduces implementation complexity.

Key Words

Convolution neural network, Systolic array, Processing Elements

Cite This Article

"Implementation of systolic array architecture using distributive arithmetic logic for convolution neural networks (CNN)", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.9, Issue 12, page no.d92-d100, December-2022, Available :http://www.jetir.org/papers/JETIR2212316.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"Implementation of systolic array architecture using distributive arithmetic logic for convolution neural networks (CNN)", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.9, Issue 12, page no. ppd92-d100, December-2022, Available at : http://www.jetir.org/papers/JETIR2212316.pdf

Publication Details

Published Paper ID: JETIR2212316
Registration ID: 505830
Published In: Volume 9 | Issue 12 | Year December-2022
DOI (Digital Object Identifier):
Page No: d92-d100
Country: Hyderabad, Telangana, India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

000114

Print This Page

Current Call For Paper

Jetir RMS