UGC Approved Journal no 63975(19)
New UGC Peer-Reviewed Rules

ISSN: 2349-5162 | ESTD Year : 2014
Volume 13 | Issue 9 | September 2026

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 13 Issue 9
September-2026
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR2609172


Registration ID:
586060

Page Number

b656-b663

Share This Article


Jetir RMS

Title

LOW-LATENCY ECG-BASED HEALTH MONITORING USING HARDWARE-ACCELERATED QRS DETECTION ON SOC FPGA WITH IOT REPORTING

Abstract

Microcontroller-based vital-sign monitors are cheap, but they struggle once real-time waveform analysis and wireless reporting are required at the same time. This paper examines whether shifting the heaviest part of that workload — QRS detection — into reconfigurable hardware improves the trade-off. A prototype was built on a ZYBO Z7-20 board around a Xilinx Zynq-7000 SoC. The programmable-logic side runs a streaming R-peak detector adapted from the Pan-Tompkins algorithm; the on-chip ARM core reads an NTC thermistor for temperature, packages both readings, and sends them over UART to an ESP8266 Wi-Fi module for display on a web dashboard. Two rounds of testing were carried out — first against simulator-generated ECG traces, then on a live subject. The detector held up well under motion-related noise in both cases, and the complete loop settled into roughly one-second update cycles once deployed, a delay traced mainly to the wireless reporting interval rather than to the FPGA itself. FPGA resource utilization remained well under 5% of available LUTs, and only six DSP48E1 slices were used, confirming that the QRS core was never the system bottleneck. The results suggest that SoC-class FPGAs offer a reasonable middle ground for this kind of monitoring — more capable than a bare microcontroller, and cheaper and smaller than clinical-grade equipment.

Key Words

FPGA, Zynq SoC, IoT, QRS Detection, Electrocardiogram (ECG), Pan-Tompkins Algorithm, XADC, Health Monitoring, Wireless Data Transmission

Cite This Article

"LOW-LATENCY ECG-BASED HEALTH MONITORING USING HARDWARE-ACCELERATED QRS DETECTION ON SOC FPGA WITH IOT REPORTING", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.13, Issue 9, page no.b656-b663, September-2026, Available :http://www.jetir.org/papers/JETIR2609172.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"LOW-LATENCY ECG-BASED HEALTH MONITORING USING HARDWARE-ACCELERATED QRS DETECTION ON SOC FPGA WITH IOT REPORTING", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.13, Issue 9, page no. ppb656-b663, September-2026, Available at : http://www.jetir.org/papers/JETIR2609172.pdf

Publication Details

Published Paper ID: JETIR2609172
Registration ID: 586060
Published In: Volume 13 | Issue 9 | Year September-2026
DOI (Digital Object Identifier):
Page No: b656-b663
Country: Jalgaon, Maharashtra, India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0008

Print This Page

Current Call For Paper

Jetir RMS