UGC Approved Journal no 63975

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 8 | Issue 5 | May 2021

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 5 Issue 7
July-2018
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIRC006336


Registration ID:
184658

Page Number

160-163

Share This Article


Jetir RMS

Title

16-BIT ADC USING SECTIONAL COUNTER TECHNIQUE

Abstract

Different ADC techniques are briefly introduced here. The simultaneous converter has least conversion time but becomes unwieldy for more than a few bits of digital conversion. The simple counter method has a very long conversion time (2n clock pulses for n-bit conversion). The continuous converter is very fast once it is locked with the signal but cannot be multiplexed. Here, we present 16-bit ADC using sectional counter technique. This technique is used for reducing the total conversion time of a simple counter by dividing into sections. Here we use programmable gain amplifier (op-amp IC741) whose gain is selected by digitally controlled analog switching multiplexer IC CD4052. Using the sectional counter our aim is to reduce conversion time. In simple counter method; pulses required for one conversion are given by 2n (for 8 bit conversion, 28 = 256 and for 16 bit conversion 216 = 65,536 pulses). In sectional counter technique, number of pulses required for one conversion is given by Number of sections * 2n (for 8 bit conversion of 2 sections of 4 bits each 2*24 = 32 clock pulses and for 16 bit ADC of 4 sections of 4 bits each 4*24 = 64 clock pulses).

Key Words

ADC, Conversion time, Sectional Counter, Bit.

Cite This Article

"16-BIT ADC USING SECTIONAL COUNTER TECHNIQUE", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.5, Issue 7, page no.160-163, July-2018, Available :http://www.jetir.org/papers/JETIRC006336.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"16-BIT ADC USING SECTIONAL COUNTER TECHNIQUE", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.5, Issue 7, page no. pp160-163, July-2018, Available at : http://www.jetir.org/papers/JETIRC006336.pdf

Publication Details

Published Paper ID: JETIRC006336
Registration ID: 184658
Published In: Volume 5 | Issue 7 | Year July-2018
DOI (Digital Object Identifier):
Page No: 160-163
Country: -, -, - .
Area: Engineering
ISSN Number: 2349-5162


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0002462

Print This Page

Current Call For Paper

Jetir RMS