UGC Approved Journal no 63975

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 9 | Issue 1 | January 2022

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 6 Issue 6
June-2019
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIRDC06021


Registration ID:
221813

Page Number

122-131

Share This Article


Jetir RMS

Title

Design and Implementation of 4x4 bit Multiplier using Dadda Algorithm

Abstract

Multiplier is one of the most important arithmetic modules in the fast computing applications. Multipliers and their associated circuits like half adders, full adders and accumulators consume a significant portion of most high speed applications. In order to reduce the hardware which ultimately reduces an area, power and propagation delay, efficient full adders are used in the multipliers. They also reduce the power and propagation delay of the multiplier. In this paper 4x4 multiplier is designed using Dadda algorithm and 10T full adder. Use of Dadda algorithm reduces 10.47% of the power dissipation, 27.67% of the propagation delay and 35.34% power delay product compared to Array multiplier. The simulations are performed using Tanner EDA of 45nm technology.

Key Words

Multiplier, Full adder, Half Adder, Array, Wallace, Vedic, Dadda, Power dissipation, Propagation Delay, Power delay product.

Cite This Article

"Design and Implementation of 4x4 bit Multiplier using Dadda Algorithm", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.6, Issue 6, page no.122-131, June 2019, Available :http://www.jetir.org/papers/JETIRDC06021.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"Design and Implementation of 4x4 bit Multiplier using Dadda Algorithm", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.6, Issue 6, page no. pp122-131, June 2019, Available at : http://www.jetir.org/papers/JETIRDC06021.pdf

Publication Details

Published Paper ID: JETIRDC06021
Registration ID: 221813
Published In: Volume 6 | Issue 6 | Year June-2019
DOI (Digital Object Identifier):
Page No: 122-131
Country: Chennai, Tamil Nadu, India .
Area: Engineering
ISSN Number: 2349-5162


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0002781

Print This Page

Current Call For Paper

Jetir RMS