UGC Approved Journal no 63975

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 9 | Issue 1 | January 2022

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 6 Issue 6
June-2019
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIRDC06036


Registration ID:
221841

Page Number

203-209

Share This Article


Jetir RMS

Title

LOW POWER DFT IMPLEMENTATION FOR ASYNCHRONOUS FIFO

Abstract

Asynchronous FIFO is a memory file which uses synchronization for reading and writing with different clocks, by performing the conditions of overrun and underrun. In essence, the transfer of data from read domain to write domain with different frequencies. To generate overrun and underrun status flags the synchronization takes place with the help of “preceding operation” of both the write and read pointers. In this design the gray code converters are used to reduce switching activity and the low power DFT technique was applied by considering the two phases that is scan insertion and ATPG Simulations. This design is executed by using synthesizable Verilog RTL Code and verified with xilinx ISE simulator.

Key Words

Asynchronous FIFO, synchronization, overrun, underrun, status flags, gray code converter, Design for test, RTL Code.

Cite This Article

"LOW POWER DFT IMPLEMENTATION FOR ASYNCHRONOUS FIFO", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.6, Issue 6, page no.203-209, June 2019, Available :http://www.jetir.org/papers/JETIRDC06036.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"LOW POWER DFT IMPLEMENTATION FOR ASYNCHRONOUS FIFO", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.6, Issue 6, page no. pp203-209, June 2019, Available at : http://www.jetir.org/papers/JETIRDC06036.pdf

Publication Details

Published Paper ID: JETIRDC06036
Registration ID: 221841
Published In: Volume 6 | Issue 6 | Year June-2019
DOI (Digital Object Identifier):
Page No: 203-209
Country: Chennai, Tamil Nadu, India .
Area: Engineering
ISSN Number: 2349-5162


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0002664

Print This Page

Current Call For Paper

Jetir RMS