JETIREXPLORE- Search Thousands of research papers



Published in:

Volume 5 Issue 12
December-2018
eISSN: 2349-5162

Unique Identifier

JETIREB06145

Page Number

1203-1207

Share This Article


Title

Design and implementation of vedic multiplier

ISSN

2349-5162

Cite This Article

"Design and implementation of vedic multiplier", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.5, Issue 12, page no.1203-1207, December 2018, Available :http://www.jetir.org/papers/JETIREB06145.pdf

Abstract

Critical role of any digital system is played by the multiplier. In mathematics, Veda provides one line, fastest processor along with fast cross-checking method. It is most important to implement faster multiplier occupying less area and consuming less power. VEDIC Mathematics is mathematical detail of 'Sixteen Simple Mathematical formula from the Vedas' as release by Sri Bharati Krishna Tirtha. The implementation of the Floating-point multiplier is done by using Vedic multiplication methods. For mantissa multiplication we are using Urdhvatriyakbhyam formula. The cases of underflow and overflow would be solved. The multiplier's input in 32bit IEEE 754 outlay. We implement these multipliers using VHDL. For simulation of our work Xilinx ISE tool i.e. amenable for synthesis tool is used and Modalism 10.2a is also used.

Key Words

Mathematics of Vedic, a formula of UrdhvaTriyakbhyam, Floating-Point multiplier, precision

Cite This Article

"Design and implementation of vedic multiplier", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.5, Issue 12, page no. pp1203-1207, December 2018, Available at : http://www.jetir.org/papers/JETIREB06145.pdf

Publication Details

Published Paper ID: JETIREB06145
Registration ID: 233836
Published In: Volume 5 | Issue 12 | Year December-2018
DOI (Digital Object Identifier):
Page No: 1203-1207
ISSN Number: 2349-5162

Download Paper

Preview Article

Download Paper




Cite This Article

"Design and implementation of vedic multiplier", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.5, Issue 12, page no. pp1203-1207, December 2018, Available at : http://www.jetir.org/papers/JETIREB06145.pdf




Preview This Article


Downlaod

Click here for Article Preview