UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 10 | October 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 2 Issue 6
June-2015
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR1506036


Registration ID:
150654

Page Number

1885-1889

Share This Article


Jetir RMS

Title

Design A Low Power Delay Buffer Using Gated Driver

Abstract

This paper describes circuit design of a low-power delay buffer. The proposed delay buffer uses several new techniques to reduce its power consumption. Since delay buffers are accessed sequentially, it adopts a ring-counter addressing scheme. In the ring counter, double-edge-triggered (DET) flip-flops are utilized to reduce the operating frequency by half and the C-element gated-clock strategy is proposed. A novel gated-clock-driver tree is then applied to further reduce the activity along the clock distribution network. Moreover, the gated-driver-tree idea is also employed in the input and output ports of the memory block to decrease their loading, thus saving even more power. The simplest way to implement a delay buffer is to use shift registers. If the buffer length N is and the word-length is b , then a total of Nb DFFs are required, and it can be quite large if a standard cell for DFF is used. In addition, this approach can consume huge amount of power since on the average Nb/2 binary signals make trans

Key Words

C- element, delay buffer, first-in-first-out, gated clock, ring counter

Cite This Article

"Design A Low Power Delay Buffer Using Gated Driver ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.2, Issue 6, page no.1885-1889, June-2015, Available :http://www.jetir.org/papers/JETIR1506036.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"Design A Low Power Delay Buffer Using Gated Driver ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.2, Issue 6, page no. pp1885-1889, June-2015, Available at : http://www.jetir.org/papers/JETIR1506036.pdf

Publication Details

Published Paper ID: JETIR1506036
Registration ID: 150654
Published In: Volume 2 | Issue 6 | Year June-2015
DOI (Digital Object Identifier):
Page No: 1885-1889
Country: HYDERABAD, TELANGANA, India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0003246

Print This Page

Current Call For Paper

Jetir RMS