FAQsVolume 2 Issue 6
July-2015
eISSN: 2349-5162
- Share us
-
-
-
Journal of Emerging Technologies and Innovative Research ( An International Scholarly Open Access Journal, Peer-reviewed, Refereed Journal )
Impact factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal
UGC Approved Journal no 63975(19)
ISSN: 2349-5162 | ESTD Year : 2014 Call for Paper
Volume 11 | Issue 4 | April 2024
ISSN: 2349-5162 | ESTD Year : 2014 Call for Paper
Volume 11 | Issue 4 | April 2024
JETIREXPLORE- Search Thousands of research papers
Contact Us Click Here
WhatsApp Contact Click Here
Published in:
UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975
Unique Identifier
Published Paper ID:
JETIR1506068
Registration ID:
150610
Page Number
Important Links:
Jetir RMS
Title
Dual-VDD,Single-Frequency Clocking Methodology for System on Chip
Abstract
Abstract— Clock distribution networks synchronize the flow of data signals among synchronous data paths. The design of these networks can dramatically affect system-wide performance and reliability. A theoretical background of clock skew is provided in order to better understand how clock distribution networks interact with data paths. Minimum and maximum timing constraints are developed from the relative timing between the localized clock skew and the data paths.
Key Words
CDN
Cite This Article
"Dual-VDD,Single-Frequency Clocking Methodology for System on Chip ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.2, Issue 6, page no.2086-2094, July-2015, Available :http://www.jetir.org/papers/JETIR1506068.pdf
ISSN
2349-5162 | Impact Factor 7.95 Calculate by Google Scholar
An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator
Cite This Article
"Dual-VDD,Single-Frequency Clocking Methodology for System on Chip ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.2, Issue 6, page no. pp2086-2094, July-2015, Available at : http://www.jetir.org/papers/JETIR1506068.pdf
Publication Details
Published Paper ID: JETIR1506068
Registration ID: 150610
Published In: Volume 2 | Issue 6 | Year July-2015
DOI (Digital Object Identifier): http://www.dx.doi.org/10.5281/zenodo.579685
Page No: 2086-2094
Country: Hyderabad, Telangana, India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication
Published Paper URL :: https://www.jetir.org/view?paper=JETIR1506068
Published Paper PDF: https://www.jetir.org/papers/JETIR1506068
Download Paper / Preview Article
Download Paper
Preview This Article
Download PDF
Downloads
0003202
Print This Page
Important Links:
Jetir RMS
