• A.Manikanta
• D.Y. Pushpamitra
• Dr.S.Vijaya Kumar

As the circuit complexity increases, the number of internal nodes increases proportionally, and individual internal nodes are less accessible due to the limited number of available I/O pins. To address the problem, we proposed power line communications (PLCs) at the IC level, specifically the dual use of power pins and power distribution networks for application/ observation of test data as well as delivery of power. A PLC receiver presented in this design intends to demonstrate the proof of concept, specifically the transmission of data through power lines. The main design objective of the proposed PLC receiver is the robust operation under variations and droops of the supply voltage rather than high data speed. The PLC receiver is designed and fabricated in CMOS 0.18-μm technology under a supply voltage of 1.8 V. The measurement results show that the receiver can tolerate a voltage drop of up to 0.423 V for a data rate of 10 Mb/s. The power dissipation of the receiver is 3.26 mW under 1.8 V supply, and the core area of the receiver is 74.9 μm × 72.2 μm. .

"DESIGN OF CMOS PLC RECEIVER USING DUAL POWER LINES FOR DESIGN-FOR-TESTABILITY", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.5, Issue 9, page no.74-82, September-2018, Available :http://www.jetir.org/papers/JETIR1809161.pdf

"DESIGN OF CMOS PLC RECEIVER USING DUAL POWER LINES FOR DESIGN-FOR-TESTABILITY", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.5, Issue 9, page no. pp74-82, September-2018, Available at : http://www.jetir.org/papers/JETIR1809161.pdf