UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 5 | May 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 6 Issue 4
April-2019
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR1904S19


Registration ID:
302041

Page Number

1497-1502

Share This Article


Jetir RMS

Title

IMPLEMENTATION AND PERFORMANCE COMPARISON OF CMOS AND GNRFET BASED ADVANCED MULTIPLIER DESIGNS

Abstract

MOSFET scaling theory primarily attributes for the design of smaller area, optimized power and faster ICs. The scaling theory continued the Moore’s law till the channel size reached the Nano-meter (nm) regime. Further, the scaling of transistors below 45 nm results in more power dissipation due to current leakage. This led in finding alternatives to the traditional CMOS technology. Graphene based FETs (GNRFETs are identified as the potential alternative to the CMOS technology. Graphene Nano Ribbon (GNRFET) based designs are discovered to be the most viable designs considering the performance in terms of power consumption and package area. Design and analysis of CMOS and GNRFET based modified Booth multiplier and modified Wallace tree multipliers are presented in the proposed research work. The performance of CPU mainly depends on the performance of the multipliers in a processing unit. With the scaling of transistors, the advanced devices like finFET, CNTFET and GNRFET based designs promise better solution. 8-bit modified Booth multiplier and modified Wallace-tree multipliers are implemented using CMOS and GNRFET based technologies in the proposed work. The obtained results are analyzed and compared for the key performance parameters like Power Dissipation, Propagation Delay and Power-Delay-Product. The results infer that GNRFET based modified Wallace tree multiplier offers better performance than the other multiplier designs.

Key Words

Booth Algorithm, Wallace-tree multiplier, Figure of Merit, GNRFETs, Optimum multiplier

Cite This Article

"IMPLEMENTATION AND PERFORMANCE COMPARISON OF CMOS AND GNRFET BASED ADVANCED MULTIPLIER DESIGNS", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.6, Issue 4, page no.1497-1502, April-2019, Available :http://www.jetir.org/papers/JETIR1904S19.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"IMPLEMENTATION AND PERFORMANCE COMPARISON OF CMOS AND GNRFET BASED ADVANCED MULTIPLIER DESIGNS", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.6, Issue 4, page no. pp1497-1502, April-2019, Available at : http://www.jetir.org/papers/JETIR1904S19.pdf

Publication Details

Published Paper ID: JETIR1904S19
Registration ID: 302041
Published In: Volume 6 | Issue 4 | Year April-2019
DOI (Digital Object Identifier): http://doi.one/10.1729/Journal.24731
Page No: 1497-1502
Country: -Bengalure l, -Karnataka, ---India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0002843

Print This Page

Current Call For Paper

Jetir RMS