UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 4 | April 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 7 Issue 5
May-2020
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR2005196


Registration ID:
231739

Page Number

390-397

Share This Article


Jetir RMS

Title

IMPLEMENTATION OF TESTABLE REVERSIBLE SEQUENTIAL CIRCUITS

Abstract

The structure of testable consecutive circuits by two vectors utilizing moderate rationale. The proposed consecutive circuits dependent on preservationist rationale outmaneuver the customary circuits constructed utilizing traditional gates as far as testability. Any consecutive circuits dependent on traditionalist rationale can test for stuck at 0 and stuck at 1 issue by utilizing two vectors 0 and 1. The structure of testable master-slave D flip-flop, Double Edge activated flip lemon(DET) flip-flop utilizing two vectors 0and 1 are introduced. The significance of the proposed work is that we are structuring reversible successive circuits appropriate for testing. Consequently both moderate rationale and reversible rationale is utilized. In the proposed work.We structure a reversible successive circuit utilizing Fredkin gate. Fredkin gate is the main reversible gate which bolsters both moderate and reversible rationale and furthermore having less quantum delay.

Key Words

Cite This Article

"IMPLEMENTATION OF TESTABLE REVERSIBLE SEQUENTIAL CIRCUITS", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.7, Issue 5, page no.390-397, May-2020, Available :http://www.jetir.org/papers/JETIR2005196.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"IMPLEMENTATION OF TESTABLE REVERSIBLE SEQUENTIAL CIRCUITS", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.7, Issue 5, page no. pp390-397, May-2020, Available at : http://www.jetir.org/papers/JETIR2005196.pdf

Publication Details

Published Paper ID: JETIR2005196
Registration ID: 231739
Published In: Volume 7 | Issue 5 | Year May-2020
DOI (Digital Object Identifier):
Page No: 390-397
Country: kothapeta, AP, India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0003044

Print This Page

Current Call For Paper

Jetir RMS