UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 6 | June 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 7 Issue 10
October-2020
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR2010384


Registration ID:
302575

Page Number

2938-2948

Share This Article


Jetir RMS

Title

Low-Power 18-Transistor True Single-Phase Clocking Flip-Flop Design Based on Logic Structure Reduction Schemes

Abstract

In any design of digital circuit, The one of the most common & Important building blocks is Flip Flops. Power, performance, area are the factors that affecting the design. Efficient design must be optimized by three parameters. In a time constrained design the focus is on the optimization of power and performance. PPA (Power Performance Area) factors can be optimized by many techniques. In this paper low power 18-Transistor true single-phase clocking FF design is proposed. Master-Slave configuration is used to design the FF. It is designed using dynamic CMOS and complementary pass transistors logic. The FF is designed to reduce dynamic power consumption by avoiding floating internal nodes. The microwind and DSCH software is used for the implementation of the Flip Flop with supply voltage VDD of 1V and clock frequency of 500MHz. The FF design is implement on 50nm technology. The results of the power dissipation and the delay is compared with 19-TSPC Results of the proposed design was found that it is more efficient than the other compared FF designs. In comparison with TSPC, the PDP improvement of the proposed design was 68% and 73% in overall and clock dynamic power, respectively, and 27% lower leakage.

Key Words

Cite This Article

"Low-Power 18-Transistor True Single-Phase Clocking Flip-Flop Design Based on Logic Structure Reduction Schemes", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.7, Issue 10, page no.2938-2948, October-2020, Available :http://www.jetir.org/papers/JETIR2010384.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"Low-Power 18-Transistor True Single-Phase Clocking Flip-Flop Design Based on Logic Structure Reduction Schemes", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.7, Issue 10, page no. pp2938-2948, October-2020, Available at : http://www.jetir.org/papers/JETIR2010384.pdf

Publication Details

Published Paper ID: JETIR2010384
Registration ID: 302575
Published In: Volume 7 | Issue 10 | Year October-2020
DOI (Digital Object Identifier):
Page No: 2938-2948
Country: bhopal, mp, India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0003019

Print This Page

Current Call For Paper

Jetir RMS