UGC Approved Journal no 63975(19)
New UGC Peer-Reviewed Rules

ISSN: 2349-5162 | ESTD Year : 2014
Volume 12 | Issue 10 | October 2025

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 12 Issue 2
February-2025
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR2502023


Registration ID:
554796

Page Number

a154-a159

Share This Article


Jetir RMS

Title

DESIGN AND DEVELOPMENT OF HIGHWAY ADDRESSABLE REMOTE TRANSDUCER (HART) CONVERTER

Abstract

The HART (highway addressable remote transducer) protocol is extensively employed in industrial applications due to its ability to transmit both digital and analog data over a single communication bus. It is used for monitoring of different types of input such as pressure, flow, level. It gives simultaneous 2 channels for communication one is analog process value in the form of 4mA to 20mA and another is digital FSK modulated signal which contain all sensor process value, configuration details and diagnostic data. FSK modulated signal uses very low Frequency of 1200 Hz and 2400 Hz with small AC amplitude so it cannot interference with DC current signal. While designing of HART converter required hardware components such as a microcontroller, communication IC, power supply, Isolation transformer unit etc. With dedicated peripheral interfaces for HART communication. HART protocol is implemented in microcontroller which can able to transmit and receive HART Frame, after receiving HART Frame this converted in to readable values by applying in IEEE 754 float format conversion. The converter implements handling of point to point and multi-drop configurations. As HART is master slave architecture which support 2 Master on same bus with maximum 15 slave, to synchronise this we need to implement different timers such as response timer, turnaround delay timer, response time limit timer, and token-passing timer for smooth and healthy communication of HART between slave and both master. [1]

Key Words

HART protocol, Microcontroller, Serial Communication, FSK Modulation, Analog output.

Cite This Article

"DESIGN AND DEVELOPMENT OF HIGHWAY ADDRESSABLE REMOTE TRANSDUCER (HART) CONVERTER", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.12, Issue 2, page no.a154-a159, February-2025, Available :http://www.jetir.org/papers/JETIR2502023.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"DESIGN AND DEVELOPMENT OF HIGHWAY ADDRESSABLE REMOTE TRANSDUCER (HART) CONVERTER", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.12, Issue 2, page no. ppa154-a159, February-2025, Available at : http://www.jetir.org/papers/JETIR2502023.pdf

Publication Details

Published Paper ID: JETIR2502023
Registration ID: 554796
Published In: Volume 12 | Issue 2 | Year February-2025
DOI (Digital Object Identifier):
Page No: a154-a159
Country: KOLHAPUR, MAHARASTRA, India .
Area: Science
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

000220

Print This Page

Current Call For Paper

Jetir RMS