UGC Approved Journal no 63975(19)
New UGC Peer-Reviewed Rules

ISSN: 2349-5162 | ESTD Year : 2014
Volume 13 | Issue 3 | March 2026

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 12 Issue 11
November-2025
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR2511512


Registration ID:
572200

Page Number

e903-e907

Share This Article


Jetir RMS

Title

ENHANCING AUTOMATED RF CIRCUIT DESIGN BY INTEGRATING ENERGY EFFICIENCY AND SUSTAINABILITY INTO TOPOLOGY GENERATION AND OPTIMIZATION

Abstract

This work presents a fully digital and synthesizable LNA Synthesis Engine that translates traditional analog amplifier design into a hardware-driven evaluation and optimization process. Implemented entirely in Verilog, the engine replaces conventional SPICE-based analysis by employing ABCD matrix modeling, S-parameter transformations, and stability computation through fixed-point arithmetic. A 64-bit genome representation encodes amplifier topologies, which are evaluated in real time through a pipelined mathematical engine. The system identifies the best-performing topology using hardware-based metrics including gain (S21), input reflection (S11), noise figure (NF), and power consumption (PDC). The accompanying waveform results confirm correct genome generation, stable convergence of S-parameter calculations, deterministic selection of the highest-fitness candidate, and reliable unconditional stability detection. Integrated with open-source EDA tools such as Yosys and OpenSTA, the engine supports synthesis, timing, and power analysis, enabling a complete end-to-end design workflow. The results demonstrate that analog performance evaluation and topology optimization can be achieved directly in digital hardware, establishing a foundation for automated, hardware-aware analog design and future machine-driven RF circuit synthesis.

Key Words

ABCD matrix, LNA Synthesis Engine, noise figure (NF), Power consumption (PDC)..

Cite This Article

"ENHANCING AUTOMATED RF CIRCUIT DESIGN BY INTEGRATING ENERGY EFFICIENCY AND SUSTAINABILITY INTO TOPOLOGY GENERATION AND OPTIMIZATION", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.12, Issue 11, page no.e903-e907, November-2025, Available :http://www.jetir.org/papers/JETIR2511512.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"ENHANCING AUTOMATED RF CIRCUIT DESIGN BY INTEGRATING ENERGY EFFICIENCY AND SUSTAINABILITY INTO TOPOLOGY GENERATION AND OPTIMIZATION", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.12, Issue 11, page no. ppe903-e907, November-2025, Available at : http://www.jetir.org/papers/JETIR2511512.pdf

Publication Details

Published Paper ID: JETIR2511512
Registration ID: 572200
Published In: Volume 12 | Issue 11 | Year November-2025
DOI (Digital Object Identifier):
Page No: e903-e907
Country: -, -, India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

00057

Print This Page

Current Call For Paper

Jetir RMS