UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 3 | March 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 5 Issue 12
December-2018
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIRDZ06145


Registration ID:
233542

Page Number

1122-1125

Share This Article


Jetir RMS

Title

Design and Characterization of p+ pocket Si1-xGex JLTFET with Ge replacing Si for Low Power Applications

Abstract

Abstract The increasing need for transistor components per unit chip leads the researcher to explore the transistor with low power dissipation. The power reduction can be done with a decrease in static power consumption per unit chip. The research shows that tunnel FETs are a potential candidate for low static power consumption in low voltage operating range. The presented describes the design Characterization of Ge-Si0.7Ge0.3 JLTFET for low power applications. The important subthreshold performance parameters are calculated from DC characteristics of tunnel FET. Use of Ge as replacing Si helps to improve tunneling effect with a reduced band-gap of Ge. The design analysis has been done using TCAD 2D and 3D device simulator.

Key Words

Cite This Article

"Design and Characterization of p+ pocket Si1-xGex JLTFET with Ge replacing Si for Low Power Applications", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.5, Issue 12, page no.1122-1125, December 2018, Available :http://www.jetir.org/papers/JETIRDZ06145.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"Design and Characterization of p+ pocket Si1-xGex JLTFET with Ge replacing Si for Low Power Applications", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.5, Issue 12, page no. pp1122-1125, December 2018, Available at : http://www.jetir.org/papers/JETIRDZ06145.pdf

Publication Details

Published Paper ID: JETIRDZ06145
Registration ID: 233542
Published In: Volume 5 | Issue 12 | Year December-2018
DOI (Digital Object Identifier):
Page No: 1122-1125
Country: -, -, - .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0002958

Print This Page

Current Call For Paper

Jetir RMS